




COPYRIGHT

DISCLAIMER

TRADEMARKS

USING THIS DOCUMENT

REVISION HISTORY

[illegible]

1.Introduction

1.1 Description


2.Features

2.1. General System Features

3. Pin Assignment

3.1 Pin Assignment

□ □ □



4. System Functional Descriptions

4.1 Functional Block Diagram

□ □ □

4.2 Device Functional Modes




□ □

5.3 Switching Characteristics

□ □ □

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{ON}		All I/O				110	μs
t _{SWITCH}		All I/O			30		μs
t _{pd} Propagation Delay	Port A	D0 to D3			40		ps
		SCL, SDA, HPD, CEC			40		
	Port B	D0 to D3			50		
		SCL, SDA, HPD, CEC			40		
t _{SKEW}	Inter-pair Skew	Port A	D0 to D3	Between positive and negative signals of each Channel		3	ps
		Port B				3	
	Intra-pair Skew	Port A					

6. Mechanical Information



7.3 Layout Application

